At first, process size referred on the literal two-dimensional measurement of a transistor within the wafer itself—but contemporary 3D chip fabrication procedures have produced a hash of that. For me it appears like they failed to desire to Participate in catch up and just focused on 3nm GAA and less on 5nmLPE which is a lot more of the 7nmLPU